This paper presents a high speed digital signal processor (DSP) based system architecture for motor drive control. The system achieves fast speed performance by using the 50 MHz TMS32OC25 DSP and specialized digital hardware to perform data acquisition and output control tasks usually performed in software.
INTRODUCTION
Digital controller systems are used extensively in the field of motion control. High performance digital control systems usually require the fast execution of a control algorithm. Some advanced algorithms, like sensor-less motor drive control, require many computation steps. As algorithms become more complex, faster digital controllers are required to execute them within given time limitations. As some applications require motor drives to be controlled at high rotational velocities, the time which is allowable for one iteration of the control loop can be very small.
Many existing controllers are designed around a microprocessor or a microcontroller which typically runs at a moderate clock frequency and uses multiple instruction cycles for each processing step. These systems lack the ability to execute advanced algorithms fast enough for real-time control. Recently the use of a digital signal processor (DSP) as the heart of the controller has been explored. DSPs are designed for signal processing and have hardware optimizations which are directly applicable to digital control. Some of these desirable features are short instruction cycle duration, pipelining to achieve one instruction per cycle, and one cycle hardware multipliers. Several DSP based controllers have been proposed within the last several years, [l] , [2] , and [3] . These systems are an improvement over many existing controllers, but they depend too much on the DSP for data acquisition tasks and do not have the speed performance necessary for demanding high speed or complex algorithm control applications.
The primary design goal for the system architecture presented in the following sections is that the controller should provide enough processing power to accommodate advanced control algorithms. A specific statement of that goal is that the system was to be able to execute one full loop of a speed drive algorithm within 20 p. This goal was to be achieved while retaining a feasible single processor architecture. The secondary design goal for the system was easy and flexible motor drive interface. A 0-7803-1859-5/94/$4.00 @ 1994 IEEE specific statement of that goal was that the system should be able to achieve the first goal for any of the main types of motor drive.
The design goals were met in the following high speed DSP based digital controller.
The system attains good speed performance by using a fast DSP and fast data acquisition hardware. It also incorporates hardware to perform input/output tasks, position encoder decoding and pulse width modulation output generation, for which many digital controllers rely on interrupt driven software. For flexibility, the design includes more than the minimum number of analog-to-digital inputs required for phase current feedbacks. These extra analog inputs allow the system to read various types of transducers. The system also has hardware to support both of the two main types of position encoder. Versatility of the system is further enhanced by providing a serial communications link to a host computer.
HARDWARE DESIGN
The main features of the system design are listed below. Full function serial port with 38.4 kBaud maximum rate 8 channels of 10-bit ADC input with typical 1.2 ps conversion Decoding of three line SpedPositionlDirection input 8 channels of &bit PWM output with 49 kHz maximum frequency 32 bits digital input, 13 bits digital output A block diagram of the system is shown in Fig. 1 . The following sections discuss each major section of the hardware design. The external memory hardware is designed to operate in either of two mapping modes, based on the value of the DSP's extemal flag (XF). The value of XF is selectable by software and it has a power-on default of 1. When XF is 1, the EPROM is mapped as program space iind SRAMl as data space, and SRAM2 is disabled. When XF is 0, SRAMl is mapped as program space and SRAM2 as data space, and the EPROM is disabled. To achieve these modes, the chip selection line for each memory unit comes from a 2-to-1 multiplexer controlled by XF. The appropriate control signal, program space select, data space select, or a logic high to disable, is routed to each memory unit.
DIGITAL SIGNAL PROCESSOR
Not all of the two memory spaces is available for external memory. The DSP also has three blocks of on-chip memory (BO, B1, B2) which total 544 words. B1 and B2 are always mapped into the data space. BO, 256 words in length, can be software configured into either data space or program space. BO is mapped into data space upon power-up. The DSP also contains memory mapped registers and reserved locations which are mapped into data space. When SRAh4l is mapped as extemal data memory, several sets of data memory locations access the same physical locations in SRAM1. The same situation is true of SRAM2 when it is mapped into the data space. Accessing the external data memory through one of the higher sets of locations allows access to the entire SRAM including the first 400h locations.
The EPROM requires two wait-states for each access. SRAMl, SRAM2, and the internal memory of the DSP require no wait-states to read or write. Thus, it is desirable to execute programs from either SRAMl or the internal block BO, instead of the EPROM. A loader program running from the EPROM can copy program code from the EPROM into SRAMl or BO, or download it from a host computer through the serial port into SRAMl or BO. Then the loader can change the memory mapping scheme by resetting XF or reconfiguring BO and execute the loaded program with no wait-states.
SERIAL PORT
The serial port provides full duplex serial communication at baud rates programmable up to 38.4 kBaud. Data words can be 5 , 6, 7, or 8 bits in width. Even, odd, or no parity can be used. A stop bit length of 1, 1.5, or 2 bits can be used. RTS and CTS signals are provided for hardware handshaking. The serial port supports both interrupt-driven and polled operations. A block diagram for the serial port hardware is shown in Fig. 3 . The serial port consists of three main parts, the Universal Asynchronous Receiver/Transmitter (UART) chip, the logic to interface the UART to the DSP, and the RS-232 line drivers.
Fig. 3 Serial Port Block Diagram
The UART chip used is the NS16550AF by National Semiconductor [6]. It performs the serial-to-parallel and parallelto-serial conversion of data words and supports the serial interface characteristics mentioned above. In order to reduce software overhead, the UART has a 16 byte First-In First-Out (FIFO) buffer for both the receiver and the transmitter. The programmer can take advantage of these buffers by putting the UART in FIFO mode. The UART includes an internal programmable baud rate generator, so to generate the baud rate clock the only additional component necessary was a 1.8432 MHz clock oscillator connected to the reference clock input.
The UART communicates with the DSP through eight 8-bit U0 ports and an interrupt. The lower eight bits of the data bus are connected to the UART and the upper eight bits of data should be ignored when reading from or writing to the UART.
The UART has two input signals, RXD and CTS, and two output signals, TXD and RTS, which are connected to the external RS-232 interface. These signals must be converted between logic levels and RS-232 output level voltages. The integrated circuit used for this purpose is the MAX232 by Maxim [7] . This device has an on-chip charge pump voltage converter which generates the necessary RS-232 output levels from the 5 V supply. Using this chip, the RXD and CTS signals from the external interface are converted to logic levels, and the TXD and RTS signals from the UART are converted to RS-232 output levels. 
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The analog-to-digital converter (ADC) hardware provides eight channels of analog input multiplexed to a 10-bit ADC integrated circuit. A block diagram of this hardware is shown in Fig. 4 . The three main components of the ADC hardware are the analog multiplexer, the ADC itself, and the conversion control logic. The &channel analog multiplexer was used so that any of eight different analog voltages can be converted. A channel is selected for conversion by setting the three ADC select lines which are the least significant bits of the digital output. The multiplexer, with the analog voltage input of the ADC as load, has a switching time of much less than an instruction cycle duration, so a conversion can be initiated on the next cycle after selecting the channel.
The ADC chip chosen is the ADC1061CI.l by National Semiconductor [8]. It performs a 10-bit conversion in 1.2 ps typically (with a maximum of 1.8 ps) by using a half-flash conversion technique. It is mapped into the DSP's IIO space as YO port 5 . The ADC signals the completion of a conversion with an interrupt which is connected to INTO of the DSP. The resulting 10 bits of data are communicated to the DSP through the lower 10 bits of the data bus. The upper 6 bits of data should be masked when reading the ADC. The hardware does not determine speed directly. Instead it measures the time duration from rise-to-rise on the A line. The control program must invert this value or use a lookup table to calculate the rotational speed. The time units for this measurement are programmable from counts of 80 11s to 2.6 ms, to allow the programmer to adjust the measurement over a wide range of speeds. The main components of the speed hardware are a programmable frequency divider and a timer.
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The programmable divider is composed of a 16-bit register and a 16-bit counter. The register is mapped as output port 6 and stores the load value for the counter. It can be written at any time with no wait-states. The frequency divisor is equal to this load value plus one. The counter is clocked by a 25 MHz reference clock (one-half the system clock frequency). It is configured to count down to zero, then synchronously load the value stored in the register and continue counting. The output of the divider, which is the combination of the ripple-carry outputs of the counter stages, is a pulse-train with frequency equal to the input clock divided by the frequency divisor. A divisor of one is not possible.
The register should never be loaded with zero. The output of the divider clocks the timer, so the period of this signal is the duration of each count of the time measurement. The count duration is given by (1).
(1) LOAD + 1 25 x IO6 TCT = In order to time rise-to-rise on A, the A signal is connected to the clock of a negative-edge triggered toggle flip-flop. The output of the flip-flop is used to enable the timer by controlling both its mode bits. Whenever the output of the flip-flop is high, the timer is enabled. Whenever the output of the flip-flop is low, the timer is cleared. With this arrangement, every other rise-to-rise duration on the A line is timed. In between time measurements, the timer is cleared. By using the inverted output of the flip-flop to clock a register connected to the outputs of the timer, the final time value is latched after every measurement. This register is mapped as input port 1 and can be read by the DSP at any time with no wait-states. The software should read this register twice and compare values to avoid false data from catching the register in the middle of a change in value.
To monitor position, the S/P/D hardware increments a 12-bit position counter every time a fall occurs on the A line and resets the position to zero every time an index pulse occurs on the I line. The A signal clocks the counter and the I signal causes zero to be loaded into the counter. The position value is available to the DSP through the lowest 12 bits of the 16-bit register which is mapped as input port 2. The position is accessed with no wait-states.
Steps should be taken in software to avoid false data resulting from catching the register in the middle o f a change in value. The position should be read twice and the values compared.
For direction information, the hardware checks which line, A or B, is leading and which is lagging. It does so by using a flipflop to latch the state of B whenever A has a rising transition. Since A and B are always 90 degrees out of phase, a high level indicates that R is leading A. This direction bit is made available to the DSP in the most significant bit of the same register which contains the SIPID position.
PULSE WIDTH MODULATION OUTPUTS
The pulse width modulation (PWM) hardware provides eight channels of 8-bit accuracy PWM outputs. The repetition frequency is common to all channels and is programmable to values between 380 Hz and 49 kHz. A block diagram of the PWM hardware is shown in Fig. 7 . The main components of the PWM hardware are a waveform generator and each channel's register and magnitude comparator. The waveform generator includes an 8-bit programmable divider and an 8-bit counter.
The programmable divider functions in a similar way to the S/P/D hardware programmable divider. It is composed of an 8-bit register and an 8-bit counter. The register is mapped as the lower 8 bits of output port ' 9 and stores the load value for the counter. It can be written at any time with no wait-states. The frequency divisor is equal to this load value plus one. The counter is clocked by a 25 MHz reference clock. It is configured to count down to zero, then synchronously load the value stored in the register and continue counting. The output of the div.ider, which is the ripplecarry output of the counter, is a pulse-train with frequency equal to the input clock divided by the frequency divisor. A divisor of one is not possible. The register should never be loaded with zero. The output of the divider is used to clock the waveform generator counter. This 8-bit counter is configured to freely count up. When it reaches its maximum value of 255, it wraps around to 0. Thus, the output of this counter, PCNT, is an %-bit digital waveform that behaves as a sawtooth wave. An illustration of the PCNT waveform is shown in Fig. 8 . The repetition frequency of the sawtooth, which is the PWM repetition frequency, is controlled by the load value of the programmable divider and is given by (2). The hardware for each of the eight channels is identical. It consists of an 8-bit data register and an 8-bit magnitude comparator. Each register stores the PWM output data for that channel and can be written with no wait-states.
The PCNT waveform is attached to the A input of each magnitude comparator. The B input comes from the register for each channel. Each PWM output is taken as the A < B output of the comparator. With this configuration, an output of a channel with a nonzero register value is high at the beginning of a cycle (as PCNT starts at 0). When PCNT reaches the register value, the output becomes low and stays low for the rest of the cycle. Thus, the duty cycle of a channel is given by (3), where DATA is the PWM data value stored in the register. Since PWM data values can range from 0 to 255, it is possible to achieve a duty cycle of exactly 0 but not 1. Fig. 8 illustrates the output of three channels with data values of 64, 128, and 192. (3) DATA 256 DUTY = -
EXPERIMENTAL VERIFICATION
To verify the performance of the system in a drive control situation, a prototype was used to control an 8/6 pole switched reluctance motor (SRM). The motor has an absolute position encoder attached to its shaft which gives an 8-bit digital output. The converter topology uses two MOSFETs connected in series with each of the four phase windings. MOSFET gate driver circuits which accept a logic level input are part of the converter. For each phase, the two gate driver inputs are connected together, creating one input which controls both MOSFETs. A high logic level at this input causes the phase to be powered. error current is calculated as the difference between the desired and actual current values as shown in (4). The PWM frequency is fixed at 19.5 kHz. The duty cycle for the active channel is computed from the error current as shown in (5) where Kl is the PWM gain and K2 is the PWM offset. The resulting duty cycle is limited to an appropriate range, and sent to the PWM output controlling the active phase. To check for any new torque command, the serial port is checked for activity. If a new command is received, the desired current value is updated. 
MOTOR DRIVE
To allow the system to control the four phase currents of the motor, four channels of PWM output are connected to the four gate driver inputs of the converter. The outputs PWMO, PWM1, PWM2, and PWM3 control the current in phases A, B, C, and D respectively. To provide feedback information, the magnitude of each phase current is monitored by a current transducer. The output of each transducer is amplified by a simple dual op-amp circuit. The resulting four voltages are connected to four ADC input channels. Thus, ADC inputs 0, 1, 2, and 3 monitor the current magnitudes of phases A, B, C, and D respectively.
To make the rotational position of the motor available to the system, the 8-bit output of the position encoder is connected to the lower half of the digital position input. To allow the system to determine the angular speed of the motor, the least significant bit of the position encoder is connected to the A input of the SIPID hardware. The S/P/D hardware can measure the time from riseto-rise on the A line, and this value is the time the motor took to rotate the last 2.8125 degrees. From this time, the speed can be computed.
TORQUE DRIVE
The first control algorithm implemented using the system was a simple torque drive controller. The goal of the torque drive is to maintain a commanded torque in the motor. Torque in the S R M is made proportional to phase current. The host computer is used to give the algorithm a desired phase current value. The algorithm computes the error between the actual phase current and the desired phase current. It uses this error signal to compute the duty cycle of the PWM output. The algorithm properly sequences the phases by reading the position of the motor and deciding which phase to monitor and activate. High level pseudocode for the torque drive algorithm is given in Fig. 9 .
The position is read, and a look-up table, indexed by the position value, is used to decide which phase to activate. To read the actual current value, the algorithm selects the ADC channel corresponding to the active phase and performs a conversion. The
The system executes one full loop of the torque drive algorithm in 8 ps. The algorithm successfully maintains the commanded torque as the load and operating voltage of the motor are varied.
FOUR QUADRANT SPEED DRIVE
The second control algorithm which was implemented using the prototype system was a speed drive controller. The goal of the speed drive is to maintain the angular speed of the motor at a user commanded value. The algorithm computes the speed error between the actual speed and the desired speed. It calculates the desired torque command and desired phase current from the speed error using a proportional-integra1 (PI) controller. Then a torque drive algorithm is used to achieve the desired phase current and sequence the phases. The speed drive algorithm has four quadrant functionality.
It allows both positive and negative speed commands, and it performs regenerative braking whenever the magnitude of the speed must be reduced.
High level pseudocode for the speed drive algorithm is given in Fig. 10 . The actual angular speed is determined by reading the rise-to-rise time value from the SIPID hardware and using a lookup table to convert this value to speed magnitude. The polarity of the speed is found by comparing the previous position with the current one, The speed error is found as shown in (6). The desired current command is computed as a PI function of the speed error as shown in (7) where Kp is the proportion constant and Ki is the integral constant. The desired current is input to the torque drive, and the same torque drive algorithm is used as in section 3.2, except that it does not check for a new desired current value from the host computer. The system executes one loop of the speed drive algorithm in 14 ps. The algorithm successfully maintains the commanded speed within 4 % as load and operating voltage are varied. It also rapidly responds to each new speed command. One of the phase currents is shown in Fig. 11 as the speed is maintained at loo0 rpm with a load of 6 % of rated load. Fig. 12 shows four quadrant operation of the motor as the speed command is stepped between lo00 and -loo0 rpm. This work provides the following contributions to the field of motor drive control. This original system architecture design achieves better speed performance for motor drive control than has previously been available in a single processor architecture. It provides enough processing power and memory space for the execution of complicated modern control algorithms and gives the ability to control motor drives at high rotational velocities. The specifications, design, and realization of the system were discussed. Complete schematics and part usage for the system are given in [9] . The SIPID hardware for extracting information from position encoder signals and the PWM hardware for creation of PWM outputs provide unique hardware solutions to inputloutput problems usually performed by software, saving a significant amount of processing time. The system also provides flexibility and easy interface to any of the major types of motor drive.
The specifications for the system were met or exceeded. The speed performance goal of executing one loop of a speed drive algorithm in 20 @ was exceeded. The prototype executes a speed drive loop for a switch reluctance motor in 14 ps. This evaluation of the speed performance of the system is useful because it gives a measure of performance under actual control conditions. The performance of the system for more advanced algorithms can be estimated by determining how much more computation is required for the advanced algorithm than the speed drive algorithm. 
